
rst_n
clk
rd_en
rd_addr[7:0]
data_out0_i
A[7:0]
O[31:0]
RTL_ROM
data_out_reg[31:0]
CLR
C
CE
D
Q
RTL_REG_ASYNC
data_out[31:0]